



Color Legend:
 3.3V IO
 USB
 1.8V
 Bank 1 Voltage (1.2-3.3V)
 Bank 2 Voltage (1.2-1.8V)
 Ground



Reserved for Future use:
 These signals will end up allocated to Bank 3 and the whole bank will be brought out to these pins when there is no SSRAM installed.



PVDD_3 IO

TODO:

Layout note: Match diff pairs to within 1mm of each other.

Note:
 AON_INT will usually be connected to the EN pin on the board using a series resistor. This will enable PWM mode which is as efficient as the PWM mode.
 To enable PWM mode, a high side switch needs to be implemented on the baseboard.

Power Modes:
 OFF: EN < 0.9V, uA level current
 PWM Mode: 0.91 (type) < EN < P5V-200mV
 PFM Mode: P5V-200mV < EN < P5V

