




FPGA Bank Allocation




Power Distribution



Clocking




Color Legend:
 3.3V IO
 USB
 1.8V
 Bank 1 Voltage (1.2-3.3V)
 Bank 2 Voltage (1.2-1.8V)
 Bank 3 Voltage (1.2-1.8V)
 Ground



PVDD_3 IO

Note:
 These are populated with signals from Bank 2 on the Connectivity SoM.




1.8V IO

Note:
 Connect CLK_2 to GPIO_1V8_H8_PCLK on the baseboard to enable the onboard PLL to send a clock to the FPGA. This connection can be broken and an external clock can be supplied to the FPGA using the H8 pin.


Note: Allocated for PVDD_2
 Note: Allocated for PVDD_4

Layout note: Match diff pairs to within 1mm of each other.




Bank 3: External Interface


Bank 2: 32MB oSPI/HyperRAM



Note:
FPGA must set
SRAM_DQ13_VCC to
1'b1 for HyperRAM!




Layout: Length match all Bank 2 diff pairs with 1mm.



Layout: Length match SRAM_CLK to data lanes within 0.1mm.


16 wide SRAM/HyperRAM




Note:
This is footprint compatible with
HyperRAM.



Note:
Install this capacitor for
HyperRAM which needs
decoupling on these pins.





Power Modes:
 OFF: EN < 0.9V, uA level current
 PWM Mode: 0.91 (type) < EN < P5V-200mV
 PFM Mode: P5V-200mV < EN < P5V

