


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium	
ENG: .				
DSN: .		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
CHK: .		Not in version control Not in version control		
REFERENCE DOCUMENTS		TITLE		
BOM:		*		
ASSY DWG:	SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:	B			
PCB DWG:	SCALE:	FILE NAME	Overview.SchDoc	SHEET 1 OF 4

Color Legend:
 3.3V IO
 USB
 1.8V
 Bank 1 Voltage (1.2-3.3V)
 Bank 2 Voltage (1.2-1.8V)
 Ground


SoM Connectors



Debug Ports




LED's/Switch




Reserved for Future use:
 These signals will end up allocated to Bank 3 and the whole bank will be brought out to these pins when there is no SSRAM installed.

Layout note: Place these resistors in an accessible location


1.2V LDO




AON Circuit




I2C Level translator



1.8V-3.3V Level translator




USB Reference Clock






Title		
tinyNX33U Module BaseBoard		
Size	Number	Revision
B		
Date:	7/17/2023	Sheet of
File:	E:\@\@\@\@Darial\...\Base_Module.Sch	Drawn By:



Expansion Connector A




Expansion Connector B





Title		
tinyNX33U Module BaseBoard		
Size	Number	Revision
B		
Date:	7/17/2023	Sheet of
File:	E:\@@@Darial\Base_USB_Camera\Board	1 of 1

Debug/Programming USB



FPGA Programmer



Title FPGA Programmer		
Size B	Number	Revision
Date: 7/17/2023	Sheet of	
File: E:\@@@Darial\FPGA_programmer	Drawn By:	